



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/540,066	06/22/2005	Shuji Hagino	1176/301	2635	
46852	7590	03/30/2009	EXAMINER		
LIU & LIU 444 S. FLOWER STREET, SUITE 1750 LOS ANGELES, CA 90071		ALMEIDA, CORY A			
		ART UNIT		PAPER NUMBER	
		2629			
		MAIL DATE		DELIVERY MODE	
		03/30/2009		PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No.	Applicant(s)
	10/540,066	HAGINO ET AL.
	Examiner	Art Unit
	CORY A. ALMEIDA	2629

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 06 October 2008.
- 2a) This action is **FINAL**. 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1-10, 12-20 and 22-27 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) Claim(s) _____ is/are allowed.
- 6) Claim(s) 1-10, 12-20 and 22-27 is/are rejected.
- 7) Claim(s) _____ is/are objected to.
- 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All b) Some * c) None of:
1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ . |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ . | 6) <input type="checkbox"/> Other: _____ . |

DETAILED ACTION

Claims 1-10, 12-20, and 22-27 are pending.

Claims 11 and 21 are cancelled.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1-10, 12-13, and 27 are rejected under 35 U.S.C. 102(b) as being anticipated by Nitta, US-5774106.
3. In regards to claim 1, Nitta disclose a gray scale voltage outputting device for outputting gray scale voltages in response to an image signal having a plurality of image data (Fig. 22, 128), wherein said device comprises a first selecting means (Fig. 22, 2204) having a plurality of first inputting portions for receiving a plurality of gray scale voltage groups each of which has a plurality of gray scale voltages for selecting one of said received plurality of gray scale voltage groups (Fig. 22, V1-V8), and wherein said device comprises a second selecting means (Fig. 22, 2205) coupled to the first selecting means for selecting and outputting one or more gray scale voltages of said plurality of gray scale voltages of said selected gray scale voltage group according to the image data (Col. 12, 17-37).

4. In regards to claim 2, Nitta disclose wherein said device comprises a first outputting means having a plurality of first outputting portions for outputting said plurality of gray scale voltage groups to said plurality of first inputting portions of said first selecting means during a first predetermined period (Fig. 22, V0-V8).
5. In regards to claim 3, Nitta disclose wherein said first outputting means comprises a generating means for generating said plurality of gray scale voltage groups (Fig. 22, V0-V8), and wherein said generated plurality of gray scale voltage groups are outputted from said plurality of first outputting portions of said first outputting means during said first predetermined period (Col. 12, 17-37).
6. In regards to claim 4, Nitta disclose wherein said image data is represented by a plurality of bits (Col. 12, 17-37) and wherein the total number of said gray scale voltages of said generated plurality of gray scale voltage groups is equal to the number of bit patterns which said plurality of bits can take (Col. 12, 17-37).
7. In regards to claim 5, Nitta disclose wherein said first selecting means selects one of said received plurality of gray scale voltage groups on the basis of a bit pattern of higher order bits of said plurality of bits (Fig. 22), said higher order bits comprising at least the most significant bit of said plurality of bits, and wherein said device outputs one or more gray scale voltages of said plurality of gray scale voltages of said selected gray scale voltage group on the basis of a bit pattern of lower order bits of said plurality of bits, said lower order bits comprising at least the least significant bit of said plurality of bits (Col. 2, 17-37).

Art Unit: 2629

8. In regards to claim 6, Nitta disclose wherein said image data is represented by a plurality of bits (Col. 2, 17-37), and wherein the total number of said gray scale voltages of said plurality of gray scale voltage groups is smaller than the number of bit patterns which said plurality of bits can take (Col. 2, 17-37)..

9. In regards to claim 7, Nitta discloses said outputting means comprises a third selecting means (Fig. 22, 2210), having a plurality of second inputting portions for receiving a plurality of reference voltage group each of which has a plurality of reference voltages (Fig. 22, 2209), for selecting two of said received plurality of reference voltage groups, and wherein said first outputting means outputs said plurality of gray scale voltage groups from said plurality of first outputting portions on the basis of said selected two reference voltage groups (Col. 2, 17-37).

10. In regards to claim 8, Nitta discloses wherein said third selecting means selects said two reference voltage groups on the basis of a bit pattern of higher order bits of said plurality of bits, said higher order bits comprising at least the most significant bit of said plurality of bits, wherein said first selecting means selects one of said received plurality of gray scale voltage groups on the basis of a bit pattern of intermediate order bits of said plurality of bits, and wherein said device outputs one or more gray scale voltages of said plurality of gray scale voltages of said selected gray scale voltage group on the basis of a bit pattern of lower order bits of said plurality of bits, said lower order bits comprising at least the least significant bit of said plurality of bits (Fig. 22, Col. 12, 16 – Col. 13, 4).

Art Unit: 2629

11. In regards to claim 9, Nitta discloses wherein at least one of said reference voltage groups is used as said gray scale voltage group (Fig. 22, Col. 12, 16 – Col. 13, 4).

12. In regards to claim 10, Nitta discloses wherein said first outputting means comprises a second outputting means having a plurality of second outputting portions for outputting said plurality of reference voltage groups to said plurality of second inputting portions of said third selecting means during a second predetermined period (Fig. 22, Col. 12, 16 – Col. 13, 4).

13. In regards to claim 12, Nitta discloses wherein said first selecting means sequentially outputs said plurality of gray scale voltages of said selected gray scale voltage group to said second selecting means, and wherein said second selecting means selects a first gray scale voltage of said plurality of gray scale voltages and does not select a second gray scale voltage of said plurality of gray scale voltages, said first gray scale voltage corresponding to said bit pattern of said lower order bits and said second gray scale voltage being outputted from said first selecting means after said first gray scale voltage (Fig. 22, Col. 12, 16 – Col. 13, 4).

14. In regards to claim 13, Nitta discloses wherein said second selecting means also selects a third gray scale voltage of said plurality of gray scale voltages, said third gray scale voltage being outputted from said first selecting means before said selected first gray scale voltage (Fig. 22, Col. 12, 16 – Col. 13, 4).

15. In regards to claim 27, Nitta disclose an image display device comprising a gray scale voltage outputting device as claimed in claim 1 (Abstract).

Claim Rejections - 35 USC § 103

16. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

17. Claim 14-18, and 25-26 rejected under 35 U.S.C. 103(a) as being unpatentable over Nitta, US-5774106 in view of Liu and Liu.

18. In regards to claim 14, Nitta does not disclose expressly wherein said first predetermined period comprises a first sub-period and a second sub-period, said first sub-period being for outputting a gray scale voltage corresponding to said image data having the least significant bit of a first logic, said second sub-period being for outputting a gray scale voltage corresponding to said image data having the least significant bit of a second logic.

Liu and Liu, discloses said first predetermined period comprises a first sub-period and a second sub-period, said first sub-period being for outputting a gray scale voltage corresponding to said image data having the least significant bit of a first logic, said second sub-period being for outputting a gray scale voltage corresponding to said image data having the least significant bit of a second logic (Fig. 2).

At the time of the invention, it would have been obvious to one of ordinary skill in the art to drive the grayscale voltages of Nitta as Liu and Liu disclose.

The motivation for doing so would have been for more accurate grayscale voltages being displayed.

Therefore, it would have been obvious to combine Liu and Liu with Nitta to obtain the invention specified in claim 14.

19. In regards to claim 15, Nitta disclose wherein said first sub-period precedes said second sub-period, and wherein said first sub-period is longer than said second sub-period (Fig. 2).

20. In regards to claim 16, Nitta does not disclose expressly wherein a first gray scale voltage group of said plurality of gray scale voltage group comprises a smaller gray scale voltage than a predetermined ideal gray scale voltage during a first frame period of successive frame periods, wherein a second gray scale voltage group of said plurality of gray scale voltage group comprises a higher gray scale voltage than said predetermined ideal gray scale voltage during a second frame period of said successive frame periods, wherein said first selecting means selects said first gray scale voltage group during said first frame period and selects said second gray scale voltage group during said second frame period, and wherein said device outputs said smaller gray scale voltage if said first selecting means selects said first gray scale voltage group and outputs said higher gray scale voltage if said first selecting means selects said second gray scale voltage group.

Liu and Liu disclose wherein a first gray scale voltage group of said plurality of gray scale voltage group comprises a smaller gray scale voltage than a predetermined ideal gray scale voltage during a first frame period of successive frame periods, wherein a second gray scale voltage group of said plurality of gray scale voltage group comprises a higher gray scale voltage than said predetermined ideal gray scale voltage during a second frame period of said successive frame periods, wherein said first selecting means selects said first gray scale voltage group during said first frame period and selects said second gray scale voltage group during said second frame period, and wherein said device outputs said smaller gray scale voltage if said first selecting means selects said first gray scale voltage group and outputs said higher gray scale voltage if said first selecting means selects said second gray scale voltage group (Page 2).

At the time of the invention, it would have been obvious to one of ordinary skill in the art to drive the grayscale voltages of Nitta as Liu and Liu disclose.

The motivation for doing so would have been for more accurate grayscale voltages being displayed.

Therefore, it would have been obvious to combine Liu and Liu with Nitta to obtain the invention specified in claim 16.

21. In regards to claim 17, Liu and Liu disclose wherein said device comprises a processing means for processing a series of image data each of which having a predetermined bit pattern, wherein said processing means outputs said series of image data as a series of outputting data comprising a first outputting data and a second

outputting data, said first outputting data having said predetermined bit pattern and said second outputting data having a different bit pattern from said predetermined bit pattern, and wherein said device outputs said smaller gray scale voltage during said first frame period and outputs said higher gray scale voltage during said second frame period on the basis of said series of outputting data (Fig. 2, Page 2).

22. In regards to claim 18, Liu and Liu disclose wherein said first selecting means selects one of said first and second gray scale voltage groups on the basis of a bit pattern of higher order bits of a first plurality of bits and selects the other of said first and second gray scale voltage groups on the basis of a bit pattern of higher order bits of a second plurality of bits, said first plurality of bits representing said first outputting data, said second plurality of bits representing said second outputting data (Page 2).

23. In regards to claim 25, Nitta does not disclose expressly wherein said first predetermined period comprises a first sub-period and a second sub-period, said first sub-period being for outputting a gray scale voltage corresponding to said image data having the least significant bit of a first logic, said second sub-period being for outputting a gray scale voltage corresponding to said image data having the least significant bit of a second logic.

Liu and Liu disclose wherein said first predetermined period comprises a first sub-period and a second sub-period, said first sub-period being for outputting a gray scale voltage corresponding to said image data having the least significant bit of a first

logic, said second sub-period being for outputting a gray scale voltage corresponding to said image data having the least significant bit of a second logic (Fig. 2, Page 2).

At the time of the invention, it would have been obvious to one of ordinary skill in the art to drive the grayscale voltages of Nitta as Liu and Liu disclose.

The motivation for doing so would have been for more accurate grayscale voltages being displayed.

Therefore, it would have been obvious to combine Liu and Liu with Nitta to obtain the invention specified in claim 25.

24. In regards to claim 26, Liu and Liu disclose wherein said first sub-period precedes said second sub-period, and wherein said first sub-period is longer than said second sub-period (Fig. 2).

25. Claims 19 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nitta, US-5774106 and Liu and Liu in view of Nishio JP-08234697 as disclosed in IDS.

26. In regards to claim 19, Nitta and Liu and Liu does not disclose expressly a third gray scale voltage group of said plurality of gray scale voltage groups comprises a predetermined gray scale voltage deviating from said predetermined ideal gray scale voltage, wherein said device comprises an additional voltage outputting means for outputting an additional gray scale voltage deviating from said predetermined ideal gray scale voltage, wherein one of said predetermined gray scale voltage and said additional gray scale voltage is larger than said predetermined ideal gray scale voltage and the

other is smaller than said predetermined ideal gray scale voltage, and wherein said device outputs said predetermined gray scale voltage during one of said first and second frame periods and outputs said additional gray scale voltage during the other of said first and second frame periods on the basis of said series of outputting data..

Nishio discloses a third voltage group reference voltage Vref which is output during the frame periods (Abstract).

At the time of the invention it would have been obvious to one of ordinary skill in the art to use the Vref of Nishio in conjunction with Liu and Liu.

The motivation for doing so would have been to generate more accurate gray scale voltages.

Therefore, it would have been obvious to combine Nishio with Nitta and Liu and Liu to obtain the invention specified in claim 19.

27. In regards to claim 20 Nishio discloses, wherein said predetermined gray scale voltage is maximum gray scale voltage or minimum gray scale voltage (Abstract, Fig. 3).

28. In regards to claim 22, Nitta discloses wherein said device comprises a connection switching means for switching whether said second selecting means should be connected to said first selecting means or connected to said additional voltage outputting means (Fig. 22, 2210).

29. In regards to claim 23, Nitta discloses wherein said first selecting means sequentially outputs said plurality of gray scale voltages of said selected gray scale

voltage group to said second selecting means, and wherein said second selecting means selects first gray scale voltage of said plurality of gray scale voltages and does not select a second gray scale voltage of said plurality of gray scale voltages, said first gray scale voltage corresponding to said bit pattern of said lower order bits and said second gray scale voltage being outputted from said first selecting means after said first gray scale voltage (Fig. 22, Col. 12, 16 – Col. 13, 4).

30. Claims 24 is rejected under 35 U.S.C. 103(a) as being unpatentable over Nitta, US-5774106, Liu and Liu, and Nishio JP-08234697 in view of Okada, US- 5923312.

31. In regards to claim 24 Nitta, Liu and Liu, and Nishio do not disclose expressly said third selecting means also selects a third gray scale voltage of said plurality of gray scale voltages, said third gray scale voltage being outputted from said first selecting means before said selected first gray scale voltage.

Okada discloses driving grey scale using 3 reference voltages (Fig. 25, Col. 8, 29-36 and Col. 17, 59 – Col. 18, 12).

At the time of the invention it would have been obvious to a person of ordinary skill in the art to drive the gray scales of the combination of Nitta and Liu and Liu with three reference voltages of Okada.

The motivation for doing so would have been for uniform interpolation (Col. 18, 5-12).

Therefore, it would have been obvious to combine Okada with Nitta and Liu and Liu to obtain the invention as specified in claim 24.

Response to Arguments

32. Applicant's arguments with respect to claim 1-27 have been considered but are moot in view of the new ground(s) of rejection, as presented above.

Conclusion

33. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to CORY A. ALMEIDA whose telephone number is (571) 270-3143. The examiner can normally be reached on Monday through Friday 8AM to 4PM EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bipin Shalwala can be reached on 571-272-7681. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Bipin Shalwala/
Supervisory Patent Examiner, Art Unit 2629

CAA

3/25/2009